
# SCALING DEEP LEARNING

Bryan Catanzaro, 13 February 2017



### SYSTEMS FOR AI



SNARC: 1951, 40 neurons Stochastic Neural Analog Reinforcement Computer (Marvin Minsky)



## **OVERVIEW**

What is neural network training, computationally?

What limits scalability of neural network training?


Today's frameworks and training approaches are limited What can we do to overcome those limits?

Example: Persistent RNN

What is the future of systems for training neural networks?


## WHY NEURAL NETWORKS?


- 1. Neural networks benefit from large datasets
- 2. They're relatively simple, so frameworks & libraries help
- 3. They fit modern computing hardware



### SCALE MATTERS

### More data, more compute: More Al





AI: most important problem

How can we use our best computers for it?

Current best practices use ~128 GPUs

Research problem: how can we use 20000?

Lists

6 🚳 nvidia

### **DEEP NEURAL NETWORKS**


### Simple function approximators

$$y_j = f\left(\sum_i w_{ij} x_i\right)$$

One layer

$$f(x) = \begin{cases} 0, \ x < 0\\ x, \ x \ge 0 \end{cases}$$

#### nonlinearity




Deep Neural Network

### **TRAINING NEURAL NETWORKS**

$$y_j = f\left(\sum_i w_{ij} x_i\right)$$

Computation dominated by dot products



Multiple inputs, multiple outputs, batch means it is compute bound


Stochastic Gradient Descent used to train models

Train 1 model: Tens of Exaflops

## PARALLEL NEURAL NETWORK TRAINING


### Two main strategies

Data parallelism



Activations (minibatch)

- Transfers gradients
- Multiple models



Neurons

- Transfers partial activations
- Distributed model

# PARALLEL NEURAL NETWORK TRAINING

Strengths and weaknesses

Data parallelism




- Strengths:
  - Software simplicity
  - Large, decoupled transfers
  - "Relaxed" versions
- Weaknesses:
  - Limited by optimization algorithm and hardware

- Model parallelism
- Strengths:




- Orthogonal to optimization
- Weaknesses:
  - Difficult to incorporate in a framework
  - Small, synchronous transfers
  - Limited by model size & structure 10 In the structure

Processors become inefficient as minibatch decreases



### **ROOFLINE MODEL**



Given:

Processor BW


Processor Flop/s

You can find the Speed of Light

Approach the roofline

Such simple bounds are a powerful tool


Optimization algorithms fail as minibatch increases



Progress towards objective per SGD step not linear as a function of computational work

Even worse: Generalization and accuracy empirically suffer as minibatch becomes too large

### The elusive optimum



Some amount of data parallelism is optimum


This amount depends to change based on:

Model

Dataset

Optimization algorithm

Generally we run at 512-2048 samples



Synchronous data parallelism: typically 8-32 GPUs 512-2048 samples 64 samples/GPU

This will vary based on:

model dataset optimization algorithm processor type

...

## SYNCHRONOUS VERSUS ASYNCHRONOUS SGD

Synchronous SGD:

Gather all gradients together from all processors, then take a step

Asynchronous SGD:

Let model replicas learn in a decoupled fashion, exchange gradients more loosely

 $w' = w - \eta \Delta w$ Parameter Server W  $\Lambda w$ Model Replicas Data Shards

Asynchronous SGD with Parameter Server

## **ASYNCHRONOUS SGD TYPES**

Parameter Server [Dean, NIPS 2012]

Asynchronously update parameters

Elastic Averaging SGD [Zhang, NIPS 2015]

Communicate periodically

Hogwild [Recht, NIPS 2011]



Don't synchronize, just overwrite parameters opportunistically.

1-bit SGD [Seide, Interspeech 2014]


Send quantized gradients around, keep residuals

## WHY I LIKE SYNCHRONOUS SGD

Simple, Reproducible, Good Convergence

Human aspect of debugging the training process requires reproducibility

Synchronous methods get the best accuracy in my experience




# ALL REDUCE (COLLECTIVE)

### Adding gradients from all processes

Big messages (from big gradients)

Ring algorithm

Works well on most interconnect topologies



Processes only interact with a right and left neighbor

Is interconnect bandwidth bound

Other algorithms can be used as well

## HARDWARE TOPOLOGY

### Mapping processes onto the machine


Interconnect & memory comes in hierarchies


To get best performance, you need to map processes to hierarchy

This doesn't happen magically

Defaults may be very bad

hwloc is good software for this





### COMMUNICATION LIBRARIES NCCL, MPI

NCCL: Optimized intra-node communication

Library with sophisticated topology aware collective algorithms

MPI: Library for inter-node communication

CUDA-aware MPI means you can run MPI programs using GPUs

Scalable, distributed code in a familiar environment for HPC



## MODEL PARALLELISM

At the moment, still exotic

Orthogonal to data parallelism (algorithmically)


But more challenging to implement

Current DL frameworks don't support it

Distributed tensor frameworks could help

But likely to work for some models and not others

Scalability limited by model size and structure





Neurons

## **PERSISTENT RNNS**

### Make a bandwidth bound problem a compute bound problem

- Traditional RNN implementations reload weights every timestep
- This dramatically lowers the arithmetic intensity
  - Making us dependent on large batches
  - Limiting scale
- Could we cache the weights on chip?





## **PERSISTENT RNNS**

Implementation

[Diamos, ICML 2016]

 $\rightarrow$ 


barrier

 $\rightarrow$ 

data₁

GPU

 $\Pi\Pi$ 



Largest, highest bandwidth storage on GPU is register file

Up to 6 MB on Maxwell Titan X

Limited RNN size: 1152 neurons in 6 MB Implementing the RNN requires a global barrier

This is somewhat difficult to achieve on GPUs, but it is possible


http://github.com/baiduresearch/persistent-rnn

GPU

data₀

### **PERSISTENT RNNS**

Awesome for limited size Vanilla RNNs



# DISTRIBUTED PERSISTENT RNNS

### Model Parallelism FTW?

To overcome capacity limitations, distribute the model!

This requires a global barrier between processors, not just on each processor

Possible on GPUs with NVLINK

Implemented with atomic operations and memory fences

This could overcome size limitations for RNNs (LSTMs, GRUs, etc.)

Could compose with data parallelism to scale RNN training to hundreds of GPUs

### LIBRARIES Optimized Kernels

CUBLAS: Linear algebra

CUDNN: Neural network kernels


Convolutions (direct, Winograd, FFT)

Can achieve > Speed of Light!

**Recurrent Neural Networks** 

	Image data															
DO	D1	D2		D0	D1	D2		D0	D1	D2			D4	D5	D7	D8
D3	D4	D5		D3	D4	D5		D3	D4	D5			D3	D4	D6	D7
D6	D7	D8	3	D6	D7	D8		D6	D7	D8			D1	D2	D4	D5
	<b>D</b> [0,0,:,:] <b>D</b> [0,1,:,:]						<b>D</b> [0,2,:,:]						DO	D1	D3	D4
	N = 1												D4	D5	D7	D8
	$\underline{\qquad Filter data} \qquad C = 3$													D4	D6	D7
FO	F1	FO											D1	D2	D4	D5
F2	F2     F3     F2     F3     F2     F3 $W = 3$ $K = 2$												DO	D1	D3	D4
	$F[0,;,;:] \qquad \qquad$												D4	D5	D7	D8
GO													D3	D4	D6	D7
G2													D1	D2	D4	D5
$F[1_{j;j;j}] \qquad pad_h = 0 \\ pad_w = 0$												DO	D1	D3	D4	
FO	F1	F2	F3	FO	F1	F2	F3	FO	F1	F2	F3					
G0	G1	G2	G3	G0	G1	G2	G3	G0	G1	G2	G3					
					F,	n							O <sub>m</sub>			

### **HETEROGENEOUS COMPUTING**




### Latency Optimized CPU

Fast Serial Processing

### Throughput Optimized GPU

Scalable Parallel Processing



Latency Optimized Performance

Throughput Optimized Performance

## ACCELERATED COMPUTING

GPUs have always contained specialized hardware

Find economically important problem that needs compute

Make hardware for it to take it to speed of light

GPUs will have more specialization for AI

We see that happening with arithmetic for DL





### HARDWARE PLATFORMS

Scaling from 1 - 3000 Watts: Power limited in all cases







Jetson

### **Drive PX**

Embedded

Automotive

Data Center

DGX

## ARITHMETIC

Mixed precision for training


Lower precision integer for inference

Int8

FP32 + FP16



### NUMBER REPRESENTATION



### **PASCAL GP100**

#### 10 TeraFLOPS FP32



16GB HBM - 750GB/s

300W TDP

67GFLOPS/W (FP16)

16nm process

160GB/s NV Link

📀 NVIDIA



# **COMMUNICATION LINKS**


### **Enabling Scalability**

NVLINK:

5-12X PCIe bandwidth

Supports remote atomics

Supports high-bandwidth access to CPU memory (IBM Power)



## SCALING DEEP LEARNING

Systems for AI have renewed importance

Scaling enables new experiments

Bigger models

**Bigger datasets** 

Lots of work going on across the industry to make the next generation of scaling possible



### Bryan Catanzaro <u>@ctnzr</u>

